

#### **General Description**

The MAX5741 quad, 10-bit, low-power, buffered voltage-output, digital-to-analog converter (DAC) is packaged in a space-saving 10-pin µMAX package (5mm x 3mm). The wide supply voltage range of +2.7V to +5.5V and 229µA supply current accommodates lowpower and low-voltage applications. DAC outputs employ on-chip precision output amplifiers that swing Rail-to-Rail®. The MAX5741's reference input accepts a voltage range from 0 to V<sub>DD</sub>. In power-down the reference input is high impedance, further reducing the system's total power consumption.

The 20MHz, 3-wire SPI™, QSPI™, MICROWIRE™ and DSP-compatible serial interface saves board space and reduces the complexity of opto- and transformer-isolated applications. The MAX5741 on-chip power-on reset (POR) circuit resets the DAC outputs to zero and loads the output with a  $100k\Omega$  resistor to ground. This provides additional safety for applications that drive valves or other transducers that need to be off on power-up. The MAX5741's software controlled power-down reduces supply current to less than 0.1µA and provides softwareselectable output loads  $(1k\Omega, 100k\Omega \text{ or high impedance})$ while in power-down. The MAX5741 is specified over the -40°C to +125°C extended temperature range and available in a 10-pin µMAX package

## Applications

**Automatic Tuning** Gain and Offset Adjustment Power Amplifier Control Process Control I/O Boards **Battery-Powered Instruments** VCO Control

#### Functional Diagram appears at end of data sheet.

Rail-to-Rail is a registered trademark of Nippon Motorola, Inc. SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor, Corp.


#### **Features**

- **♦ Ultra Low Power Consumption**  $229\mu A$  at  $V_{DD} = +3.6V$  $271\mu A$  at  $V_{DD} = +5.5V$
- ♦ Wide +2.7V to +5.5V Single-Supply Range
- ♦ 10-Pin µMAX Package
- ♦ 0.3µA Power-Down Current
- ♦ Guaranteed 10-Bit Monotonicity (±1LSB DNL)
- ♦ Safe Power-Up-Reset to Zero Volts at DAC Output
- **♦** Three Software-Selectable Power-Down Impedances (100k $\Omega$ , 1k $\Omega$ , Hi-Z)
- ♦ Fast 20MHz, 3-Wire SPI, QSPI, and MICROWIRE-**Compatible Serial Interface**
- ♦ Rail-to-Rail Output Buffer Amplifiers
- ♦ Schmitt-Triggered Logic Inputs for Direct Interfacing to Optocouplers
- ♦ Wide -40°C to +125°C Operating Temperature Range

#### **Ordering Information**

PART	TEMP. RANGE	PIN-PACKAGE
MAX5741AUB	-40°C to +125°C	10 μMAX
MAX5741EUB	-40°C to +85°C	10 μMAX

## Pin Configuration



#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND0.3V to +6V
OUT_, SCLK, DIN, $\overline{\text{CS}}$ , REF to GND0.3 to (V <sub>DD</sub> +0.3V)
Maximum Continuous Current Into Any Pin±50mA
Continuous Power Dissipation ( $T_A = +70$ °C)
10-Pin uMAX (derate 6.9 mW/°C above +70°C)555mW

Operating Temperature Range	40°C to +125°C
Junction Temperature	65°C to +150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering,	10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD}=+2.7V \text{ to } +5.5V, \text{ GND}=0, V_{REF}=V_{DD}, R_L=5k\Omega, C_L=200pF, T_A=T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are  $V_{DD}=+5V, T_A=+25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC ACCURACY (Note 1)	1					•
Resolution	N		10			Bits
Integral Nonlinearity Error	INL	(Note 2)		±0.5	±4	LSB
Differential Nonlinearity Error	DNL	Guaranteed monotonic (Note 2)			±1	LSB
Zero Code Error	OE	Code = 000		0.4	1.5	% of FS
Zero Code Error Tempco				2.3		ppm/°C
Gain Error	GE	Code = 3FF hex			±3	% of FS
Gain Error Tempco				0.26		ppm/°C
Power-Supply Rejection Ratio	PSRR	Code = 3FF hex, $\Delta V_{DD}$ = ±10%		58.8		dB
REFERENCE INPUT						
Reference Input Voltage Range	V <sub>REF</sub>		0		$V_{DD}$	V
Deference Input Impedance	Doses	In operation	32	45	63	kΩ
Reference Input Impedance	R <sub>REF</sub>	In power-down mode		2		$M\Omega$
Power-Down Reference Current		In power-down mode (Note 3)		1	10	μΑ
DAC OUTPUT						
Output Voltage Range		No load (Note 4)	0		$V_{DD}$	V
DC Output Impedance		Code = 200 hex		0.8		Ω
Short Circuit Current		$V_{DD} = +3V$		15		mA
Short Circuit Current		$V_{DD} = +5V$		48		IIIA
Waka IIn Tima		$V_{DD} = +3V$	_	8		
Wake-Up Time		$V_{DD} = +5V$		8		μs
Output Leakage Current		Power-down mode = output high impedance		±18		nA

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD}=+2.7V \text{ to } +5.5V, \text{ GND}=0, V_{REF}=V_{DD}, R_L=5k\Omega, C_L=200pF, T_A=T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are  $V_{DD}=+5V, T_A=+25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS (SCLK, DIN, 0	CS)					
Input High Voltage	VIH	V <sub>DD</sub> = +3V, +5V	0.7 × V <sub>DD</sub>			V
Input Low Voltage	VIL	V <sub>DD</sub> = +3V, +5V			0.3 × V <sub>DD</sub>	V
Input Leakage Current	I <sub>IN</sub>	Digital inputs = 0 or V <sub>DD</sub>		±0.1	±1	μΑ
Input Capacitance	CIN			5		pF
DYNAMIC PERFORMANCE						
Voltage Output Slew-Rate	SR			0.5		V/µs
Voltage Output Settling Time		100 hex to 300 hex (Note 3)		4	10	μs
Digital Feedthrough		Any digital inputs from 0 to V <sub>DD</sub>		0.15		nV-s
Digital-Analog Glitch Impulse		Major carry transition (Code 1FF hex to Code 200 hex)		12		nV-s
DAC to DAC Crosstalk						nV-s
POWER REQUIREMENTS						
Supply Voltage Range	$V_{DD}$		2.7		5.5	V
Cupally Current with No Lood	1	All digital inputs at 0 or V <sub>DD</sub> = 3.6V		230	395	μA
Supply Current with No-Load	I <sub>DD</sub>	All digital inputs at 0 or V <sub>DD</sub> = 5.5V		270	70 420 F	
Power-Down Supply Current	IDDPD	All digital inputs at 0 or V <sub>DD</sub> = 5.5V		0.29	1	μΑ

#### **TIMING CHARACTERISTICS**

( $V_{DD}$  = 2.7V to 5.5V, GND = 0,  $T_{A}$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Clock Frequency	fSCLK		0		20	MHz
SCLK Pulse Width High	tсн		25			ns
SCLK Pulse Width Low	tcL		25			ns
CS Fall to SCLK Rise Setup Time	tcss		10			ns
SCLK Fall to CS Rise Setup Time	t <sub>CSM</sub>		10			ns
DIN to SCLK Fall Setup Time	t <sub>DS</sub>		15			ns
DIN to SCLK Fall Hold Time	t <sub>DH</sub>		0		•	ns
CS Pulse Width High	tcsw		80		•	ns

Note 1: DC specifications are tested without output loads.

Note 2: Linearity guaranteed from code 29 to code 995.


Note 3: Limited with test conditions.

Note 4: Offset and gain error limit the FSR.

Note 5: Guaranteed by design.


## Typical Operating Characteristics


( $V_{REF} = V_{DD}$ ,  $T_A = +25$ °C, unless otherwise noted.)





## Typical Operating Characteristics (continued)


( $V_{REF} = V_{DD}$ ,  $T_A = +25$ °C, unless otherwise noted.)




















Typical Operating Characteristics (continued)

 $(V_{REF} = V_{DD}, T_A = +25^{\circ}C, unless otherwise noted.)$ 







#### FULL-SCALE SETTLING TIME ( $V_{DD} = +5V$ )




#### HALF-SCALE SETTLING TIME $(V_{DD} = +3V)$




HALF-SCALE SETTLING TIME ( $V_{DD} = +3V$ )



#### EXITING POWER-DOWN ( $V_{DD} = +5V$ )





DIGITAL-TO-ANALOG GLITCH-IMPULSE




## Typical Operating Characteristics (continued)

 $(V_{REF} = V_{DD}, T_A = +25^{\circ}C, unless otherwise noted.)$ 







## DIGITAL-TO-ANALOG GLITCH-IMPULSE




## POWER-ON RESET, SLOW RISE-TIME $(V_{DD} = +5V)$




#### DIGITAL-TO-ANALOG GLITCH-IMPULSE



## POWER-ON RESET, FAST RISE-TIME





## POWER-ON RESET, FAST RISE-TIME




## Typical Operating Characteristics (continued)

 $(V_{DD} = +3V, V_{REF} = V_{DD}, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 






#### CLOCK FEEDTHROUGH (V<sub>DD</sub> = +5V)




CODE 200 HEX, f<sub>SCLK</sub> = 50kHz

#### CLOCK FEEDTHROUGH (V<sub>DD</sub> = +3V)




 $2\mu \text{s/div}$ 

### LINE TRANSIENT RESPONSE




LINE TRANSIENT RESPONSE

CODE 200 HEX, f<sub>SCLK</sub> = 50kHz



#### CROSSTALK ( $V_{DD} = +5V$ )



#### **Pin Description**

PIN	NAME	FUNCTION
1	CS	Chip Select Input
2	SCLK	Serial Clock Input
3	V <sub>DD</sub>	Power Supply Input
4	GND	Ground
5	DIN	Serial Data Input
6	REF	External Reference Voltage Input
7, 8, 9, 10	OUTA -OUTD	DAC Voltage Outputs. Power-on reset sets DAC registers to zero, and internally connects OUT to GND with $100 \text{k}\Omega$ resistor.

#### **Detailed Description**

The MAX5741 contains four 10-bit, voltage-output, lowpower digital-to-analog converters (DACs). Each DAC employs a resistor word string architecture that converts a 10-bit digital input word to an equivalent analog output voltage proportional to the applied reference voltage. The MAX5741 shares one reference input (REF) between all four DACs. The MAX5741 includes rail-to-rail output buffer amplifiers for each DAC, and input logic for simple microprocessor (µP), and CMOS interfaces. The power supply range is from +2.7V to +5.5V (See Functional Diagram). The MAX5741's reference input accepts a voltage range from 0 to V<sub>DD</sub>. In power-down mode the reference input is high impedance. The MAX5741 is compatible with the 3-wire SPI, QSPI, MICROWIRE, and DSP serial interface with Schmitt-triggered logic inputs.

#### Reference Input and DAC Output Range

The reference input accepts positive DC and AC signals. The voltage at REF sets the full-scale output voltage of the four DACs. The reference input voltage range is 0 to  $V_{DD}$ . The impedance at REF is  $45 k\Omega$ . The voltage at REF can vary from GND to  $V_{DD}$ . The output voltages ( $V_{OUT}$ ) are represented by a digitally programmable voltage source as:

$$V_{OUT} = (V_{REF} \times D) / 2^{10}$$

where D is the decimal equivalent of binary DAC input code ranging from 0 to 1023.  $V_{REF}$  is the voltage at REF.

#### **Output Buffer Amplifiers**

All DACs are internally buffered at the output. The buffer amplifiers have both rail-to-rail common mode and (GND to VREF) output voltage range. The buffers are unity-gain stable with  $C_L\!=\!200pF$  and  $R_L\!=\!5k\Omega$ . Buffer amplifiers are disabled during power-up and individual DAC outputs are shorted to GND through a  $100k\Omega$  resistor. Buffer amplifiers can individually or altogether be powered-down by programming the input register control bits. During power down, contents of the input and DAC registers remain the same. On wake-up all DAC outputs are restored to their prepower down voltage values.

#### Power-Down Mode

In power-down mode, the DAC outputs are programmed to one of three output states,  $1k\Omega$ ,  $100k\Omega$ , or floating (Table 1). The REF input is high impedance ( $2M\Omega$  typical) to conserve current drain from the system reference; therefore, the system reference does not have to be powered-down. The DAC outputs return to the values contained in the registers when brought out of power-down. The recovery time, from total power-down to power-up, is 8µs. This extra time is needed to allow the internal bias to wake-up. Power-down mode reduces current consumption to  $0.3\mu$ A.

#### 3-Wire Serial Interface

The MAX5741 digital interface is a standard 3-wire connection compatible with SPI/QSPI/MICROWIRE/DSP interfaces. The chip-select input (CS) frames the serial data loading at DIN. Immediately following CS high-to-low transition, the data is shifted synchronously and latched into the input register on the rising edge of the serial clock input (SCLK). After 16 bits have been loaded into the serial input register, it transfers its con-

Table 1. Power-Down Mode Control

1	EXTE CON		)	DATA BITS		DESCRIPTION	FUNCTION				
С3	C2	C1	CO	D9-D3	D4	D3	D2	S1	S0		
1	1	1	1	Х	0	0	0	0	0	DAC A	DAC O/P, wake-up
1	1	1	1	Χ	0	0	0	0	1	DAC A	Floating output
1	1	1	1	Χ	0	0	0	1	0	DAC A	Output is terminated with 1kΩ
1	1	1	1	Χ	0	0	0	1	1	DAC A	Output is terminated with 100kΩ
1	1	1	1	Χ	0	0	1	0	0	DAC B	DAC O/P, wake-up
1	1	1	1	Χ	0	0	1	0	1	DAC B	Floating output
1	1	1	1	Χ	0	0	1	1	0	DAC B	Output is terminated with 1kΩ
1	1	1	1	Χ	0	0	1	1	1	DAC B	Output is terminated with 100kΩ
1	1	1	1	Χ	0	1	0	0	0	DAC C	DAC O/P, wake-up
1	1	1	1	Χ	0	1	0	0	1	DAC C	Floating output
1	1	1	1	Χ	0	1	0	1	0	DAC C	Output is terminated with 1kΩ
1	1	1	1	Χ	0	1	0	1	1	DAC C	Output is terminated with 100kΩ
1	1	1	1	Χ	0	1	1	0	0	DAC D	DAC O/P, wake-up
1	1	1	1	Χ	0	1	1	0	1	DAC D	Floating output
1	1	1	1	Χ	0	1	1	1	0	DAC D	Output is terminated with 1kΩ
1	1	1	1	Χ	0	1	1	1	1	DAC D	Output is terminated with 100kΩ
1	1	1	1	Χ	1	0	0	0	0	DAC A-D	DAC O/P, wake-up
1	1	1	1	Χ	1	0	0	0	1	DAC A-D	Floating output
1	1	1	1	Χ	1	0	0	1	0	DAC A-D	Output is terminated with 1kΩ
1	1	1	1	Χ	1	0	0	1	1	DAC A-D	Output is terminated with 100kΩ

X = Don't Care

tents to the DAC latch.  $\overline{\text{CS}}$  may then either be held low or brought high.  $\overline{\text{CS}}$  must be brought high for a minimum of 80ns before the next write sequence, since a write sequence is initiated on a falling edge of  $\overline{\text{CS}}$ . Not keeping  $\overline{\text{CS}}$  low during the first 15 SCLK cycles discards input data. The serial clock (SCLK) can idle either high or low between transitions. Table 2 lists serial-interface programming commands.

#### Power-On-Reset

The MAX5741 has an internal POR circuit. At power-up all DACs are powered-down and OUT\_ is terminated to GND through  $100 k\Omega$  resistors. Contents of input and DAC registers are cleared to all zero.  $8\mu s$  recovery time after issuing a wake-up command is needed before writing to the DAC registers. Power-down mode control commands can be applied immediately with no recovery time.

C3-C0 are control bits. The data bits D9 to D0 are in straight binary format. Set bits S1 and S0 to 700. All zeros correspond to zero scale and all ones correspond to full scale.

#### **Digital Inputs**

The digital inputs are compatible with CMOS logic. In order to save power and reduce input to output coupling, SCLK and DIN input buffers are powered-down immediately after completion of shifting 16-bits into the input shift register. A high to low transition at  $\overline{\text{CS}}$  powers up SCLK and DIN input buffers.

	ENTS O	F INPUT	SHIFT											D0 (	LSB)
C3	C2	C1	C0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	S1	S0

Figure 1. 16-Bit Input Word




Figure 2. Timing Diagram

## Applications Information

#### Unipolar Output

The typical application circuit (Figure 3) shows the MAX5741 configured for a unipolar output, where the output voltages and the reference inputs have the same polarity. Table 3 lists the unipolar output codes.

#### **Bipolar Output**

The MAX5741 can be configured for bipolar operation using a dual supply op amp (Figure 4). The transfer function for bipolar operation is:

$$V_{OUT} = V_{REF} \left[ \left( \frac{2NB}{1024} \right) - 1 \right]$$

where NB is the decimal value of the DACs binary input code. Table 4 shows digital codes (offset binary) and corresponding output voltages for the circuit in Figure 4.

#### Power Supply and Layout Considerations

Careful PC board layout is important for optimal system performance. To reduce noise injection and digital feed through, keep analog and digital signals separate. Ensure that the return path from GND to the supply ground is short and low impedance. Use a ground plane. Bypass  $V_{DD}$  to GND with a  $0.1\mu F$  capacitor as close as possible to  $V_{DD}$ .

**Table 2. Serial-Interface Programming Commands** 

	CON	TROL		DATA	BITS		D40	FUNCTION
C3	C2	C1	C0	D9-D0	S1	S0	DAC	FUNCTION
0	0	0	0	Х	0	0	А	Shift reg through DAC reg, O/P updated
0	0	0	1	Х	0	0	В	Shift reg through DAC reg, O/P updated
0	0	1	0	Χ	0	0	С	Shift reg through DAC reg, O/P updated
0	0	1	1	Х	0	0	D	Shift reg through DAC reg, O/P updated
0	1	0	0	Х	0	0	А	Shift reg through I/P reg, O/P unchanged
0	1	0	1	Χ	0	0	В	Shift reg through I/P reg, O/P unchanged
0	1	1	0	Х	0	0	С	Shift reg through I/P reg, O/P unchanged
0	1	1	1	Χ	0	0	D	Shift reg through I/P reg, O/P unchanged
1	0	0	0	Х	0	0	А	I/P reg through DAC reg, O/P updated
1	0	0	1	Χ	0	0	В	I/P reg through DAC reg, O/P updated
1	0	1	0	Х	0	0	С	I/P reg through DAC reg, O/P updated
1	0	1	1	Χ	0	0	D	I/P reg through DAC reg, O/P updated
1	1	0	0	Х	0	0	A-D	Shift reg through DAC reg, O/P updated
1	1	0	1	Х	0	0	A-D	Shift reg through I/P reg, O/P unchanged
1	1	1	0	Х	0	0	A-D	I/P reg through DAC reg, O/P updated

X = Don't Care




Figure 3. Typical Operating Circuit, Unipolar Output




Figure 4. Bipolar Output Circuit

**Table 3. Unipolar Code Table** 

DAC CONTENTS	ANALOG OUTPUT
1111 1111 1100	$V_{REF}\left(\frac{1023}{1024}\right)$
1000 0000 0101	$V_{REF}\left(\frac{513}{1024}\right)$
1000 0000 0000	V <sub>REF</sub> 2
0111 1111 1100	$V_{REF}\left(\frac{511}{1024}\right)$
0000 0000 0101	$V_{REF}\left(\frac{1}{1024}\right)$
0000 0000 0000	0

**Table 4. Bipolar Code Table** 


DAC CONTENTS	ANALOG OUTPUT
1111 1111 1100	$+V_{REF}\left(\frac{511}{512}\right)$
1000 0000 0101	$+V_{REF}\left(\frac{1}{512}\right)$
1000 0000 0000	0
0111 1111 1100	$-V_{REF}\left(\frac{1}{512}\right)$
0000 0000 0101	$-V_{REF}\left(\frac{511}{512}\right)$
0000 0000 0000	-V <sub>REF</sub>

\_Chip Information


TRANSISTOR COUNT: 14458

PROCESS: BICMOS

## Functional Diagram



### Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.